SanDisk SD032 Manual Página 85

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 114
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 84
SanDisk miniSD Card Product Manual, Rev. 1.0 © 2003 SANDISK CORPORATION 5-1
5. SPI Protocol Definition
5.1. SPI Bus Protocol
While the miniSD Card channel is based on command and data bit-streams, which are initiated by a start bit and
terminated by a stop bit, the SPI channel is byte oriented. Every command or data block is built of eight bit bytes
and is byte aligned (multiples of eight clocks) to the CS signal.
Similar to the SD Bus protocol, the SPI messages are built from command, response and data-block tokens. The
host (master) controls all communication between host and cards. The host starts every bus transaction by asserting
the CS signal low.
The response behavior in SPI Bus mode differs from the SD Bus mode in the following three ways:
The selected card always responds to the command.
An eight or 16-bit response structure is used.
When the card encounters a data retrieval problem, it will respond with an error response (which
replaces the expected data block) rather than time-out as in the SD Bus mode.
In addition to the command response, every data block sent to the card during write operations will be responded
with a special data response token. A data block may be as big as one card write block (WRITE_BL_LEN) and as
small as a single byte.
1
5.1.1. Mode Selection
The miniSD Card wakes up in the SD Bus mode. It will enter SPI mode if the CS signal is asserted (negative)
during the reception of the reset command (CMD0). If the card recognizes that the SD Bus mode is required it will
not respond to the command and remain in the SD Bus mode. If SPI mode is required, the card will switch to SPI
mode and respond with the SPI mode R1 response.
The only way to return to the SD Bus mode is by power cycling the card. In SPI mode, the miniSD Card protocol
state machine is not observed. All the miniSD Card commands supported in SPI mode are always available.
The default command structure/protocol for SPI mode is that CRC checking is disabled. Since the card powers up in
SD Bus mode, CMD0 must be followed by a valid CRC byte (even though the command is sent using the SPI
structure). Once in SPI mode, CRCs are disabled by default.
CMD0 is a static command and always generates the same 7-bit CRC of 4Ah. Adding the “1,” end bit (bit 0) to the
CRC creates a CRC byte of 95h. The following hexadecimal sequence can be used to send CMD0 in all situations
for SPI mode, since the CRC byte (although required) is ignored once in SPI mode. The entire CMD0 sequence
appears as 40 00 00 00 00 95 (hexadecimal).
1) The default block length is as specified in the CSD (512 bytes). A set block length of less than 512 bytes will
cause a write error. The only valid write set block length is 512 bytes. CMD16 is not mandatory if the default is
accepted.
Vista de página 84
1 2 ... 80 81 82 83 84 85 86 87 88 89 90 ... 113 114

Comentários a estes Manuais

Sem comentários