SanDisk CompactFlash 5000 Manual Página 45

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 97
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 44
SanDisk Industrial Grade CompactFlash 5000 Product Manual
© 2007 SanDisk® Corporation 38 July 2007
4.3 Memory Mapped Addressing
When CompactFlash Memory Card registers are accessed via memory
references, they appear in the common memory space window: 0-2K bytes as
shown in Table 33.
Table 33: Memory Mapped Decoding
-REG A10 A9A4 A3 A2 A1 A0 Offset -OE=0 -WE=0
1 0 X 0 0 0 0 0 Even RD Data a Even WR Data a
1 0 X 0 0 0 1 1 Error Register b Features b
1 0 X 0 0 1 0 2 Sector Count Sector Count
1 0 X 0 0 1 1 3 Sector No. Sector No.
1 0 X 0 1 0 0 4 Cylinder Low Cylinder Low
1 0 X 0 1 0 1 5 Cylinder High Cylinder High
1 0 X 0 1 1 0 6 Select
Card/Head
Select
Card/Head
1 0 X 0 1 1 1 7 Status Command
1 0 X 1 0 0 0 8 Dup Even RD
Data b
Dup Even WR
Data b
1 0 X 1 0 0 1 9 Dup Odd RD
Data b
Dup Odd WR
Data b
1 0 X 1 1 0 1 D Dup Error b Dup Features b
1 0 X 1 1 1 0 E Alt Status Device Ctl
1 0 X 1 1 1 1 F Drive Address Reserved
1 1 X X X X 0 8 Even RD Data c Even WR Data c
1 1 X X X X 1 9 Odd RD Data c Even RD Data c
a. Register 0 is accessed with -CE1 low and -CE2 low (and A0 = Do not care) as a
word register on the combined Odd Data Bus and Even Data Bus (D15-D0). This
register may also be accessed by a pair of byte accesses to the offset 0 with -CE1
low and -CE2 high. Note that the address space of this word register overlaps the
address space of the Error and Feature byte-wide registers that lie at offset 1.
When accessed twice as byte register with CE1 low, the first byte to be accessed
is the even byte of the word and the second byte accessed is the odd byte of the
equivalent word access. A byte access to register 0 with CE1 high and CE2 low
accesses the error (read) or feature (write) register.
b. Registers at offset 8, 9 and D are non-overlapping duplicates of the registers at
offset 0 and 1.
Register 8 is equivalent to register 0, while register 9 accesses the odd byte.
Therefore, if the registers are byte accessed in the order 9 then 8 the data will be
transferred odd byte then even byte. Repeated byte accesses to register 8 or 0
will access consecutive (even then odd) bytes from the data buffer. Repeated
word accesses to register 8, 9 or 0 will access consecutive words from the data
buffer. Repeated byte accesses to register 9 are not supported. However,
repeated alternating byte accesses to registers 8 then 9 will access consecutive
(even then odd) bytes from the data buffer. Byte accesses to register 9 access
only the odd byte of the data.
c. Accesses to even addresses between 400h and 7FFh access register 8. Accesses
to odd addresses between 400h and 7FFh access register 9. This
1 KByte memory window to the data register is provided to enable hosts to
Vista de página 44
1 2 ... 40 41 42 43 44 45 46 47 48 49 50 ... 96 97

Comentários a estes Manuais

Sem comentários